ABSTRACT
INTRODUCTION
Text pattern matching is a computational intensive task, exploited in several applications such as intrusion detection and DNA sequence analysis. A regular expression (RE) [1] is an expression that represents a set of strings. In many applications, text patterns are represented by regular expressions. Regular expression matching has become a bottleneck in software-based solutions of many applications. To achieve high-speed regular expression matching, full hardware based solutions have been proposed [2, 3, 4] . These solutions generate non-deterministic finite automata (NFA) based HDL description for given regular expressions and implements them on FPGA. However, these approaches require regeneration of the HDL description and re-synthesis of FPGA implementation whenever the patterns are updated.
To avoid the problem of full hardware solution, a processor-based approach such as ReCPU [5, 6] , SMPU [7] , and REMP [8] has been proposed. This approach does not require re-synthesis of the hardware and guarantees the flexibility. ReCPU is a special-purpose processor for regular expression matching. In ReCPU, a regular expression is mapped into a sequence of instructions, which are stored in the instruction memory. When an instruction fails to match, the instruction sequence is restarted from the next address of data where the first match occurred. If one or more instructions are matching and then matching fails, data should be backtracked, which leads to inefficient failure processing. SMPU is another regular expression processor and it does not address the inefficient failure processing problem although it proposes the concept of dual exit instructions for efficient pipelining. We should solve the inefficient failure processing problem due to excessive data backtracking.
In this paper, we propose an efficient failure processing architecture for regular expression processor. The proposed architecture provides efficient failure processing by removing unnecessary data backtracking.
RELATED WORKS
In this section, we review previous regular expression processors and present their inefficient failure processing problem. ReCPU [5] is a processor based regular expression matching hardware. The regular expression operators that have been implemented in ReCPU are as follows: (concatenation), * (zero or more repetition), + (one or more repetition), | (alternative), and parenthesis. In ReCPU, regular expression operators and characters are mapped into instruction opcodes and operands, respectively. The instruction format of ReCPU has multicharacter operand as shown in Figure 1 SMPU and REMP are regular expression processors improving the weakness of ReCPU. SMPU [7] proposes the concept of dual exit instructions for efficient pipelining and REMP [8] proposes an instruction set architecture for efficient repetitive operations.
Whenever one or more instruction are matching the input text and then the matching fails, ReCPU program is restarted from the next address of data where RE starts to match, as shown in Figure 2 . Since data backtracking degrades the pattern matching performance, it is desirable to reduce unnecessary data backtracking. [8] proposes an idea that a failure bit is included in the instruction format to solve data backtracking problem as shown in Figure 3 . However, it does not propose the detailed implementation method of failure bit. In this paper, therefore, we propose an efficient failure processing architecture and the implementation method utilizing the failure bit included in an instruction.
PROPOSED ARCHITECTURE
A regular expression may represent a set of strings. In a regular expression processor, regular expressions are mapped into a sequence of instructions. Each instruction in the instruction sequence is associated with a prefix sub-pattern of a regular expression. If an instruction succeeds to match current input data, it means that the input text is matching the corresponding prefix pattern of a regular expression. Consider a regular expression P 1 | P 2 | …| P n . Let the corresponding sub-pattern of an instruction I k be S k . If there is a pattern P j such that a suffix of S k is a prefix of P j , this means that matching operations of two patterns are overlapped, as shown in Figure 4 . Otherwise, there is no overlapped matching. If an instruction has no overlapped matching, data backtracking is not necessary when the following instruction fails to match. Otherwise, data backtracking is required.
We can use this feature to reduce data backtracking as follows. For a instruction I k , if there is no pattern P j such that a suffix of S k is a prefix of P j , or there is no overlapped matching, a failure bit F is set to 1. Otherwise, F is set to 0. Setting a failure bit of an instruction should be performed by a compiler. 
S k
In the proposed regular expression processor, the next address of data where the first match occurred is stored as a backtracked data address (bk_addr). Without the failure bit information, when an instruction fails to match, data should be always backtracked to address bk_addr. However, we can use failure bit information in determining whether backtracking is required and adjusting the backtracked data address in order to reduce unnecessary data backtracking. If an instruction succeeds to match, its failure bit F is stored as previous failure bit (PF). When an instruction fails to match and the instruction sequence is restarted, the data backtracking is determined according to PF value. If PF is 1, data backtracking is not required; If PF is 0, data backtracking is required. Figure 5 shows the restart operation of the proposed architecture. Thus, using failure bit information, we can remove unnecessary data backtracking.
If an instruction with F=1 succeeds to match, bk_addr is adjusted to the next data address since data backtracking is not required at current location. Adjusting the backtracked data address reduces the backtracking distance of data. Figure 6 shows a REMP [8] program for two patterns P 1 and P 2 . It also shows the corresponding sub-pattern of each instruction. Multiple patterns are combined into one REMP program by using OR (for short patterns) or ORX (for long patterns) instructions. If ORX succeeds to match, the instruction sequence goes to the next instruction. Otherwise, the instruction sequence jumps to the instruction for an alternative pattern (in this example, CMP efxy), whose location is specified by a relative address. STAR, PLUS, and OPT instructions perform *, +, and ? operations for a short pattern, respectively. For an input string "gabcefstxyabzpabcef…", the REMP program executes as shown in Figure 7 . When the instruction at address 5 fails to match and the instruction sequence is restarted, data is not backtracked and the instruction sequence is restarted from the current data since PF is 1. The start instruction of an instruction sequence compares four shifted data in parallel and non-start instructions match one of four shifted data specified by previous instruction. Table 1 shows advantages of the proposed architecture in comparison to previous regular expression processors such as ReCPU and SMPU. The proposed architecture using failure bit information reduces data backtracking. However, in ReCPU and SMPU, a data backtracking is always required whenever one or more instructions are matching and then matching fails. Moreover, data backtracking requires additional clock cycles since double word data should be fetched for instruction execution. The proposed architecture provides more efficient failure processing performance than previous processors by removing unnecessary data backtracking. 
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EVALUATION
CONCLUSIONS
Regular expression matching is a computational intensive task, exploited in several applications such as intrusion detection and DNA sequence analysis. Regular expression matching processors such as ReCPU have been proposed to solve the problem that full hardware solutions require resynthesis of hardware whenever the patterns are updated. However, ReCPU has inefficient failure processing due to excessive data backtracking. In this paper, we proposed an efficient failure processing architecture using the failure bit included in instruction format for regular expression processor. The proposed architecture provides efficient failure processing by removing unnecessary data backtracking and reducing data backtracking distance.
